


# Implementing Closed-Form Expressions on FPGAs Using the NAL, with Comparison to CUDA GPU and Cell BE Implementations

**July 8<sup>th</sup> 2008 – RSSI 2008**

Robin Bruce<sup>1,3</sup>, Javier Setoain<sup>2</sup>, Richard Chamberlain<sup>3</sup>, Malachy Devlin<sup>3</sup>, Rosa M. Badia<sup>4</sup>

*<sup>1</sup>Institute for System Level Integration, <sup>2</sup>Universidad Complutense de Madrid, <sup>3</sup>Nallatech Ltd, <sup>4</sup>Barcelona Supercomputing Center*

# Nallatech Accelerator Layer



	Probability Density Function		Black Scholes Merton	
	Without Data Transfer (MOPS)	With Data Transfer (MOPS)	Without Data Transfer (MOPS)	With Data Transfer (MOPS)
Opteron	N/A	<b>4.75</b>	N/A	<b>3.4</b>
H101 PCI-X (LX160)	<b>600</b>	<b>74.4</b>	<b>200</b>	<b>49</b>
Cell BE	<b>195</b>	<b>189</b>	<b>27.7</b>	<b>26.2</b>
G80	<b>5959</b>	<b>205</b>	<b>1276</b>	<b>110</b>
BenOne PCIe (LX160)	<b>600</b>	<b>250</b>	<b>200</b>	<b>125</b>